Amtron Technology, Inc.

Industrial Grade SD Card

AG Series
Product Datasheet

V1.1

Table of Contents

1.	Introduction 4				
	1.1.	Desci	ription	4	
	1.2.	Produ	act Features	4	
	1.3.	Produ	act Overview	5	
	1.4.	Produ	act Dimension	6	
2.	P	roduct	t Specifications	7	
3.	E	nviron	mental Specifications	9	
	3.1.	Envir	onmental Conditions	9	
	3.2.	Certi	fication	13	
4.	E	lectric	al Specifications	14	
	4.1.		er Consumption		
	4.2.	Elect	rical Specifications	14	
		4.2.1.	Absolute Maximum Rating		
	4.3.	DC C	Characteristic	15	
		4.3.1.	Bus Operation Conditions for 3.3V Signaling	15	
		4.3.2.	Bus Signal Line Levels	16	
		4.3.3.	Power Up Time	16	
		4.3.4.	Power Up Time of Card	17	
	4.4.	AC C	Characteristic	18	
		4.4.1.	SD Interface Timing (Default)	18	
		4.4.2.	SD Interface Timing (High-Speed Mode)	19	
		4.4.3.	SD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes)	20	
		4.4.4.	SD Interface Timing (DDR50 Modes)	22	
5.	Iı	nterfa	ce	24	
	5.1.	Pin A	ssignment and Descriptions	24	
	5.2.	SD B	us Topology	25	
	5.3.	SD B	us Mode Protocol	25	
	5.4.	SPI E	Bus Mode Protocol	29	

	5.5. SD/microSD card initialization	33
6.	SD Card Comparison	36
7.	. Host System Design Guidelines	37
	7.1. Efficient Data Writing to SD Memory Card	37
	7.1.1. Write Single Block and Write Multiple Block	37
	7.2. Basic Process of Error Handling	38
	7.2.1. Retry Process	38
	7.2.2. Recovery Process	38
	7.2.3. Tuning Write Command Process	38
	7.2.4. Tuning Read Command Process	38
	7.2.5. Exception Handling Process	38
	7.3. Common Error Handling in SPI and SD mode	39
	7.3.1. Time-out	39
	7.3.2. Error Detect (CMD CRC Error)	39
	7.3.3. Error Detect (Other Error) in SPI and SD mode	
	7.3.4. Others	39
	7.4. Data Error Handling in SPI and SD mode	39
	7.4.1. Time-out	39
	7.4.2. Read CRC16 Error	39
	7.4.3. Write CRC Status Error	39
	7.4.4. Others	39
	7.5. Multiple Block Write (CMD25) Process	40
	7.6. Retry Error handling	41
	7.7. Recovery Error Handling	42
	7.8. Tuning Write Command Error Handling	43
	7.9. Exception Error Handling	44
	7.10. Multiple Blocks Read (CMD18) Error Handling Process	45
	7.11. Tuning Read Data Error Handling	46
8.	Part Number Decoder	48

1. INTRODUCTION

1.1. Description

Amtron industrial grade AG series Secure Digital (SD) cards are fully compliant with SD Association SD Card specification. The Command List supports Part 1 Physical Layer Specification Ver6.10 Final definitions. Card capacities of the non-secure area and secure area (if needed) support Part 3 Security Specification Ver7.0. The SD card comes with an 9-pin interface, designed to operate at a maximum frequency of 208MHz. It can alternate communication protocol between the SD mode and SPI mode. It performs data error detection and correction with very low power consumption.

These SD cards are offered in industrial wide temperature grade (-40° C to $+85^{\circ}$ C) and extended temperature grade (-25° C to $+85^{\circ}$ C). Memory capacities are available from 16GB to 128GB (3D pSLC) and 64GB to 256GB (3D TLC).

1.2. Product Features

- RoHS compliant [Lead free]
- Support SD SPI mode
- High speed:
- Endure severe thermal and dynamic environments
- Error detection and correction
- Very low power consumption
- Support S.M.A.R.T. Command
- Controlled Bill of Materials (BOM)

1.3. Product Overview

NAND Flash Type

■ TLC

Capacity

3D TLC: 64GB up to 256GB3D pSLC: 16GB up to 128GB

Bus Speed Mode

■ Non-UHS-1

Speed Class

- Class-10
- A2
- UHS-1, U3

Performance

- Read up to 95 MB/s
- Write up to 80 MB/s

Power Consumption²

- Power Up Current < 250uA
- Standby Current < 1 mA
- Read Current < 400mA
- Write Current < 400mA

MTBF¹

More than 2,000,000 hours

Advanced Flash Management

- ECC Correction
- Static and Dynamic Wear Leveling
- Bad Block Management
- SMART Function
- Auto-Read Refresh

Optional CPRM (Content Protection for Recordable Media)

• Temperature Range

Operation (3D TLC): -25°C ~ 85°C

■ Operation (3D pSLC): -40°C ~ 85°C

■ Storage: -40°C ~ 85°C

• Compliant


- RoHS
- EMI
- CE & FCC

Note:

- 1. MTBF, an acronym for Mean Time Between Failures, is a measure of a device's reliability. Its value represents the average time between a repair and the next failure. The measure is typically in unit of hours. The higher the MTBF value, the higher the reliability of the product.
- 2. See Section 4.1 "Power Consumption" for details.

1.4. Product Dimension

32mm(L) x 24mm(W) x 2.1mm(H)



2. PRODUCT SPECIFICATIONS

For all the following specifications, values are defined at ambient temperature and nominal supply voltage unless otherwise stated.

Capacity

- TLC: 64GB up to 256GB
- pSLC: 16GB up to 128GB
- Compliant Specifications SD Memory Card Specifications:
 - Compliant with Part 1 Physical Layer Specification Ver. 6.10
 - Compliant with Part 2 File System Specification Ver. 3.00
 - Compliant with Part 3 Security Specification Ver. 7.00
 - Standard Size SD Card Mechanical Addendum Ver. 7.0
- Card capacity of non-secure area and secure area support [Part 3 Security Specification
 Ver4.0 Final] Specifications
- Support SD SPI mode
- Bus Speed Mode (use 4 parallel data lines)
 - Non-UHS mode
 - ➤ Default speed mode: 3.3V signaling, frequency up to 25MHz, up to 12.5 MB/sec
 - ➤ High speed mode: 3.3V signaling, frequency up to 50MHz, up to 25 MB/sec

UHS-I mode

- ➤ SDR12: SDR up to 25MHz, 1.8V signaling
- SDR25: SDR up to 50MHz, 1.8V signaling
- > SDR50: 1.8V signaling, frequency up to 100MHz, up to 50 MB/sec
- SDR104: 1.8V signaling, frequency up to 208MHz, up to 104 MB/sec
- DDR50: 1.8V signaling, frequency up to 50MHz, sampled on both clock edges, up to 50 MB/sec

Note:

- 1. Timing in 1.8V signaling is different from that of 3.3V signaling.
- 2. To properly run the UHS mode, please ensure the device supports UHS-I mode.
- The command list supports [Part 1 Physical Layer Specification Ver6.10] definitions
 - Command list are described in "Table 3-2 SD mode Command Set" and "Table 3-3 SPI mode
 Command Set" in this document
- Copyrights Protection Mechanism

Amtron Technology, Inc.

Industrial Grade AG Series SD Card

- Compliant with Part 1 Physical Layer Specification ver. 6.10, CPRM is Optional in SDHC/SDXC.
- Support CPRM (Content Protection for Recordable Media) of SD Card
 - Compliant with [Physical Layer Specification Ver6.10 Final] CPRM optional definition.

Note: CPRM card is compliant with [Physical Layer Specification Ver5.10 Final]

- Support Hot Plug
 - Card removal during read operation will never harm the content
- Password Protection of cards (optional)
- Designed for read intensive and write intensive cards
- Built-in write protection features (permanent and temporary)
- Write Protect feature using mechanical switch (Full SD Card only)
- ESD protection in contact pads
 - ESD protection in pads (contact discharge).
 - ESD protection in non-contact pad area (air discharge).
- Operation voltage range: 2.7 ~ 3.6V
- Temperature Range
 - Operation Temp. Range: -25°C~85°C
 - Operation Temp. Range: -40°C~85°C (for pSLC)
 - Storage Temp. Range: -40°C~85°C

3. ENVIRONMENTAL SPECIFICATIONS

3.1. Environmental Conditions

Temperature and Humidity

Storage Temperature Range

■ -40°C ~ 85°C

Operation Temperature Range

■ Standard Temperature: -25°C ~ 85°C

■ Wide Temperature: -40°C ~ 85°C (for pSLC)

Table 3-1 High Temperature Test Condition (Standard)

	Temperature	Humidity	Test Time
Operation	85°C	0% RH	168 hours
Storage	85°C	0% RH	500 hours

Result: No any abnormality is detected.

Table 3-2 High Temperature Test Condition (Wide)

	Temperature	Humidity	Test Time
Operation	85°C	0% RH	300 hours
Storage	85°C	0% RH	500 hours

Result: No any abnormality is detected.

Table 3-3 Low Temperature Test Condition (Standard)

	<u> </u>		<u> </u>
	Temperature	Humidity	Test Time
Operation	-25°C	0% RH	168 hours
Storage	-40°C	0% RH	300 hours

Result: No any abnormality is detected.

Table 3-4 Low Temperature Test Condition (Wide)

	Temperature	Humidity	Test Time
Operation	-40°C	0% RH	168 hours
Storage	-40°C	0% RH	500 hours

Result: No any abnormality is detected.

Table 3-5 High Humidity Test Condition

	Temperature	Humidity	Test Time
Operation	40°C	95% RH	4 hours
Storage	40°C	95% RH	500 hours

Result: No any abnormality is detected.

Table 3-6 High Humidity Test Condition

	Temperature	Humidity	Test Time
Operation	55°C	95% RH	4 hours
Storage	55°C	95% RH	500 hours

Result: No any abnormality is detected.

Table 3-7 Temperature Cycle Test (Standard)

	Temperature	Test Time	Cycle
Operation	-25°C	30 min	- 20 Cycles
Operation	85°C	30 min	- 20 Cycles
Chausas	-40°C	30 min	20 Cyalas
Storage	85°C	30 min	20 Cycles

Result: No any abnormality is detected.

Table 3-8 Temperature Cycle Test (Wide)

	Temperature	Test Time	Cycle
Operation	-40°C	30 min	20 Cycles
Operation	85°C	30 min	20 Cycles
Storogo	-40°C	30 min	- FO Ovelos
Storage	85°C	30 min	50 Cycles

Result: No any abnormality is detected.

Shock

Table 3-9 Shock Specification

	Acceleration Force	Half Sin Pulse Duration
Industrial SD card	1500G	0.5ms

Result: No any abnormality is detected when power on.

Vibration

Table 3-10 Vibration Specification

Condition		Vibration Orientation	
	Frequency/Displacement	Frequency/Acceleration	vibration Orientation
Industrial SD card	20Hz~80Hz/1.52mm	80Hz~2000Hz/20G	X, Y, Z axis/30 min for each

Result: No any abnormality is detected when power on.

Drop

Table 3-11 Drop Specification

	Height of Drop	Number of Drop
Industrial SD card	150cm free fall	6 face of each unit

Result: No any abnormality is detected when power on.

Bending

Table 3-12 Bending Specification

	Force	Action
Industrial SD card	≥ 10N	Hold 1min/5times

Result: No any abnormality is detected when power on.

Torque

Table 3-13 Torque Specification

	Force	Action
Industrial SD card	0.15N-m or +/-2.5 deg	Hold 30 seconds/5times

Result: No any abnormality is detected when power on.

Salt Spray Test

Table 3-14 Salt Spray Test

	Temperature	Concentration	Duration
Industrial SD card	35°C	3% NaCl	Storage for 24 hours

Result: No any abnormality is detected when power on.

Waterproof Test

Table 3-15 Waterproof Test

	Condition	Duration
	Water temperature: 25°C	
Industrial CD card	Water depth: The lowest point of	Submerge for 30 minutes
Industrial SD card	unit is locating 1000mm below	Submerge for 50 minutes
	surface.	

Result: JIS IPX7 compliance. No any abnormality is detected when power on

X-Ray Exposure Test

Table 3-16 X-Ray Exposure Test

	Condition	Duration
Industrial SD card	0.1 Gy of medium energy	
	radiation (70 keV to 140keV,	Storage for 20mins
	cumulative does per year) to both	Storage for 30mins
	sides of the card.	

Result: ISO 7816-1 compliance. No any abnormality is detected when power on

Switch Cycle Test

Table 3-17 Switch Cycle Test

	Applied Force	Result
Industrial SD card	0.4~0.5 N	DACC
	1000 times	PASS

Result: No any abnormality is detected when power on

Durability Test

Table 3-18 Durability Test

	Mating cycle	Result
Industrial SD card	10000 times	PASS

Result: No any abnormality is detected when power on

Electrostatic Discharge (ESD)

Table 3-19 Contact ESD Specification

	Condition	Result
Lad add CD and	Contact: +/- 4KV each item 25 times	DACC
Industrial SD card	Air: +/- 8KV 10 times	PASS

EMI Compliance

FCC: CISPR22CE: EN55032BSMI 13438

3.2. Certification

- RoHS
- CE / FCC

4. ELECTRICAL SPECIFICATIONS



4.1. Power Consumption

The table below is the power consumption of microSD card with different flash memory types.

Flash Mode		Max. Power Up	Max. Standby	Max. Read	Max. Write
		Current (uA)	Current (uA)	Current (mA)	Current (mA)
Default Speed Mode		250	1000	150 @3.6V	150 ³ @3.6V
High Speed Mode		250	1000	200 @3.6V	200 @3.6V
LUIC L Mada	UHS50/DDR50	250	1000	400 @3.6V	400 @3.6V
UHS-I Mode	UHS104/DDR50	250	1000	400 @3.6V	400 @3.6V

Note:

- 1. Power consumptions are measured at room temperature.
- 2. Power consumption of Max. Standby Current is for SD cards under and including 64GB only. For 128GB and 256GB, the power consumption is to be determined.
- 3. For SDXC, up to 100mA from VDD1 when XPC=0; up to 150mA from VDD1 when XPC=1.

4.2. Electrical Specifications

4.2.1. Absolute Maximum Rating

Item	Symbol	Parameter	Min.	Max.	Unit
1	_	Operating Temperature (Standard/Gold)	-25	+85	°C
1	I a	Operating Temperature (Wide)	-40	+85	°C
2	T_{st}	Storage Temperature	-40	+85	°C

Parameter	Symbol	Min.	Max.	Unit
Operating Temperature (Standard/Gold)	т	-25	+85	°C
Operating Temperature (Wide)	I _a	-40	+85	°C
V _{DD} Voltage	V_{DD}	2.7	3.6	V

4.3. DC Characteristic

4.3.1. Bus Operation Conditions for 3.3V Signaling

Table 6-1 Threshold Level for High Voltage Range

Parameter	Symbol	Min.	Max	Unit	Condition
Supply Voltage	V_{DD}	2.7	3.6	V	
Output High Voltage	V _{OH}	0.75*V _{DD}		V	I _{OH} =-2mA V _{DD} Min
Output Low Voltage	V _{OL}		0.125*V _{DD}	V	I _{OL} =2mA V _{DD} Min
Input High Voltage	V _{IH}	0.625*V _{DD}	V _{DD} +0.3	V	
Input Low Voltage	V _{IL}	V _{ss} -0.3	0.25*V _{DD}	V	
Power Up Time			250	ms	From 0V to V _{DD} min

Table 6-2 Peak Voltage and Leakage Current

Parameter	Symbol	Min.	Max	Unit	Remarks				
Peak voltage on all lines		-0.3	V _{DD} +0.3	V					
All Inputs									
Input Leakage Current		-10	10	uA					
All Outputs									
Output Leakage Current		-10	10	uA					

Table 6-3 Threshold Level for 1.8V Signaling

Parameter	Symbol	Min.	Max	Unit	Condition
Supply Voltage	V_{DD}	2.7	3.6	V	
Regulator Voltage	V_{DDIO}	1.7	1.95	V	Generated by V _{DD}
Output High Voltage	V _{OH}	1.4	-	V	I _{OH} =-2mA
Output Low Voltage	V _{OL}	-	0.45	V	I _{OL} =2mA
Input High Voltage	V _{IH}	1.27	2.00	V	
Input Low Voltage	V _{IL}	V _{SS} -0.3	0.58	V	

Table 6-4 Input Leakage Current for 1.8V Signaling

Parameter	Symbol	Min.	Max	Unit	Remarks
Innut Lookaga Current		r	2		DAT3 pull-up is
Input Leakage Current		-2	2	uA	disconnected

4.3.2. Bus Signal Line Levels


Bus Operation Conditions – Signal Line's Load

Total Bus Capacitance = $C_{HOST} + C_{BUS} + N C_{CARD}$

Parameter	Symbol	Min	Max	Unit	Remark
Pull-up resistance	R _{CMD} R _{DAT}	10	100	kΩ	to prevent bus floating
Total bus capacitance for each signal line	C _L		40	pF	1 card $C_{HOST} + C_{BUS}$ shall not exceed 30 pF
Card Capacitance for each signal pin	C _{CARD}		10	pF	
Maximum signal line inductance			16	nH	
Pull-up resistance inside card (pin1)	R _{DAT3}	10	90	kΩ	May be used for card detection
Capacity Connected to Power Line	C _C		5	uF	To prevent inrush current

4.3.3. Power Up Time

Host needs to keep power line level less than 0.5V and more than 1ms before power ramp up.



Power On or Power Cycle

Followings are requirements for Power on and Power cycle to assure a reliable SD Card hard reset.

- (1) Voltage level shall be below 0.5V.
- (2) Duration shall be at least 1ms.

Power Supply Ramp Up

Copyright © Amtron Technology, Inc.

The power ramp up time is defined from 0.5V threshold level up to the operating supply voltage which is stable between VDD (min.) and VDD (max.) and host can supply SDCLK.

Followings are recommendation of Power ramp up:


- (1) Voltage of power ramp up should be monotonic as much as possible.
- (2) The minimum ramp up time should be 0.1ms.
- (3) The maximum ramp up time should be 35ms for 2.7-3.6V power supply.
- (4) Host shall wait until VDD is stable.
- (5) After 1ms VDD stable time, host provides at least 74 clocks before issuing the first command.

Power Down and Power Cycle

- When the host shuts down the power, the card VDD shall be lowered to less than 0.5Volt for a minimum period of 1ms. During power down, DAT, CMD, and CLK should be disconnected or driven to logical 0 by the host to avoid a situation that the operating current is drawn through the signal lines.
- If the host needs to change the operating voltage, a power cycle is required. Power cycle means the power is turned off and supplied again. Power cycle is also needed for accessing cards that are already in *Inactive State*. To create a power cycle the host shall follow the power down description before power up the card (i.e. the card VDD shall be once lowered to less than 0.5Volt for a minimum period of 1ms).


4.3.4. Power Up Time of Card

A device shall be ready to accept the first command within 1ms from detecting VDD min. Device may use up to 74 clocks for preparation before receiving the first command.



4.4. AC Characteristic

4.4.1. SD Interface Timing (Default)




Shaded areas are not valid

Parameter	Symbol	Min	Max	Unit	Remark			
Clock CLK (All values are referred to min(V _{IH}) and max(V _{IL})								
Clock frequency Data Transfer Mode	f_{PP}	0	25	MHz	$C_{card} \le 10 \text{ pF}$ (1 card)			
Clock frequency Identification Mode	f _{od}	0 ⁽¹⁾ /100	400	KHz	C _{card} ≤ 10 pF (1 card)			
Clock low time	t _{WL}	10		ns	$C_{card} \le 10 \text{ pF}$ (1 card)			
Clock high time	t _{wH}	10		ns	$C_{card} \le 10 \text{ pF}$ (1 card)			
Clock rise time	t _{TLH}		10	ns	$C_{card} \le 10 \text{ pF}$ (1 card)			
Clock fall time	t _{THL}		10	ns	$C_{card} \le 10 \text{ pF}$ (1 card)			
	Inputs CMD,	DAT (reference	ed to CLK)					
Input set-up time	t _{ISU}	5		ns	$C_{card} \le 10 \text{ pF}$ (1 card)			
Input hold time	t _{IH}	5		ns	C _{card} ≤ 10 pF (1 card)			
Outputs CMD, DAT (referenced to CLK)								
Output Delay time during Data Transfer Mode	t _{ODLY}	0	14	ns	C _L ≤ 40 pF (1 card)			
Output Delay time during Identification Mode	t _{ODLY}	0	50	ns	C _L ≤ 40 pF (1 card)			

⁽¹⁾ OHz means to stop the clock. The given minimum frequency range is for cases where continuous clock is required.

4.4.2. SD Interface Timing (High-Speed Mode)




Shaded areas are not valid

Parameter	Symbol	Min	Max	Unit	Remark			
Clock CLK (All values are referred to min(V _{IH}) and max(V _{IL})								
Clock frequency Data Transfer Mode	f_{PP}	0	50	MHz	C _{card} ≤ 10 pF (1 card)			
Clock low time	t _{WL}	7		ns	C _{card} ≤ 10 pF (1 card)			
Clock high time	t _{wн}	7		ns	C _{card} ≤ 10 pF (1 card)			
Clock rise time	t _{TLH}		3	ns	C _{card} ≤ 10 pF (1 card)			
Clock fall time	t _{THL}		3	ns	C _{card} ≤ 10 pF (1 card)			
	Inputs CMD,	DAT (reference	ed to CLK)					
Input set-up time	t _{ISU}	6		ns	C _{card} ≤ 10 pF (1 card)			
Input hold time	t _{iH}	2		ns	$C_{card} \le 10 pF$ (1 card)			
	Outputs CMD	, DAT (referen	ced to CLK)					
Output Delay time during Data Transfer Mode	t _{ODLY}		14	ns	C _L ≤ 40 pF (1 card)			
Output Hold time	Тон	2.5		ns	C _L ≤ 15 pF (1 card)			
Total System capacitance of each line ¹	C _L		40	pF	CL ≤ 15 pF (1 card)			

⁽¹⁾ In order to satisfy severe timing, the host shall drive only one card.

4.4.3. SD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes)


Input



Symbol	Min	Max	Unit	Remark
t _{CLK}	4.80	-	ns	208MHz (Max.), Between rising edge, V _{CT} = 0.975V
t _{CR} , t _{CF}	1	0.2* t _{CLK}	ns	$t_{\text{CR}},t_{\text{CF}}$ < 0.96ns (max.) at 208MHz, CCARD=10pF $t_{\text{CR}},t_{\text{CF}}$ < 2.00ns (max.) at 100MHz, CCARD=10pF The absolute maximum value of $t_{\text{CR}},t_{\text{CF}}$ is 10ns regardless of clock frequency
Clock Duty	30	70	%	

Clock Signal Timing

SDR50 and SDR104 Input Timing:




Symbol	Min	Max	Unit	SDR104 Mode
t _{Is}	1.40	-	ns	C _{CARD} =10pF, V _{CT} = 0.975V
t _{IH}	0.8	-	ns	C _{CARD} =5pF, V _{CT} = 0.975V
Symbol	Min	Max	Unit	SDR50 Mode
t _{Is}	3.00	-	ns	C _{CARD} =10pF, V _{CT} = 0.975V
t _{IH}	0.8	-	ns	C _{CARD} =5pF, V _{CT} = 0.975V

Card Input Timing

<u>Output</u>


Output (SDR12, SDR25, SDR50 mode):



Symbol	Min	Max	Unit	Remark
t _{ODLY}	-	7.5	ns	t_{CLK} >=10.0ns, C_L =30pF, using driver Type B, for SDR50
t _{odly}	-	14	ns	t_{CLK} >=20.0ns, C_L =40pF, using driver Type B, for SDR25 and SDR12,
T _{OH}	1.5	-	ns	Hold time at the t _{ODLY} (min.), C _L =15pF


Output Timing of Fixed Data Window (SDR12, SDR25, SDR50 modes)

Output (SDR104 mode):




Symbol	Min	Max	Unit	Remark
t _{OP}	-	2	UI	Card Output Phase
Δt _{OP}	-350	+1550	ps	Delay variable due to temperature change after tuning
t _{obw}	0.60	-	UI	t _{ODW} = 2.88ns at 208MHz

4.4.4. SD Interface Timing (DDR50 Modes)



Symbol	Min	Max	Unit	Remark
t _{CLK}	20	-	ns	50MHz (Max.), Between rising edge
t _{CR} , t _{CF}	-	0.2 * t _{CLK}	ns	t_{CR} , t_{CF} < 4.00ns (max.) at 50MHz, C_{CARD} =10pF
Clock Duty	45	55	%	

Clock Signal Timing



Timing Diagram DAT Inputs/Outputs Reference to CLK in DDR50 mode

Parameter	Symbol	Min	Max	Unit	Remark							
Input	CMD (refere	nced to CLI	K rising edge)									
Input set-up time	t _{ISU}	3	-	ns	C _{card} ≤ 10 pF (1 card)							
Input hold time	t _{IH}	0.8	-	ns	$C_{card} \le 10 \text{ pF}$ (1 card)							
Output	Output CMD (referenced to CLK rising edge)											
Output Delay time during Data Transfer Mode	t _{odly}		13.7	ns	C _L ≤ 30 pF (1 card)							
Output Hold time	Тон	1.5	-	ns	C _L ≥ 15 pF (1 card)							
Inputs DAT (referenced t	o CLK risin	g and falling edg	ges)								
Input set-up time	t _{ISU2x}	3	-	ns	$C_{card} \le 10 \text{ pF}$ (1 card)							
Input hold time	t _{IH2x}	0.8	-	ns	$C_{card} \le 10 \text{ pF}$ (1 card)							
Outputs DAT	(referenced	to CLK risir	ng and falling ed	lges)								
Output Delay time during Data Transfer Mode	t _{ODLY2x}	-	7.0	ns	C _L ≤ 25 pF (1 card)							
Output Hold time	T _{OH2x}	1.5	-	ns	C _L ≥ 15 pF (1 card)							

Bus Timing – Parameter Values (DDR50 mode)

5. INTERFACE

5.1. Pin Assignment and Descriptions




Table 5-1 SD Memory Card Pad Assignment

nin		SD	Mode			SPI Mode
pin	Name Type ¹		Description	Name	Туре	Description
1	CD/DAT3 ²	I/O/PP ³	Card Detect/ Data Line[bit3]	CS	I ³	Chip Select (net true)
2	CMD	PP	Command/Response	DI	ı	Data In
3	V_{SS1}	S	Supply voltage ground	V_{SS}	S	Supply voltage ground
4	V_{DD}	S	Supply voltage	V_{DD}	S	Supply voltage
5	CLK	I	Clock	SCLK	I	Clock
6	V_{SS2}	S	Supply voltage ground	V_{SS2}	S	Supply voltage ground
7	DAT0	I/O/PP	Data Line[bit0]	DO	O/PP	Data Out
8	DAT1	I/O/PP	Data Line[bit1]	RSV		
9	DAT2	I/O/PP	Data Line[bit2]	RSV		

- (1) S: power supply, I: input; O: output using push-pull drivers; PP: I/O using push-pull drivers.
- (2) The extended DAT lines (DAT1-DAT3) are input on power up. They start to operate as DAT lines after SET_BUS_WIDTH command. The Host shall keep its own DAT1-DAT3 lines in input mode as well while they are not used. It is defined so in order to keep compatibility to MultiMedia Card (MMC).
- (3) At power up, this line has a 50KOhm pull up enabled in the card. This resistor serves two functions: Card detection and Mode Selection. For Mode Selection, the host can drive the line high or let it be pulled high to select SD mode. If the host wants to select SPI mode, it should drive the line low. For Card detection, the host detects that the line is pulled high. This pull-up should be disconnected by the user during regular data transfer with SET_CLR_CARD_DETECT (ACMD42) command.

5.2. SD Bus Topology

The microSD card supports 2 alternative communication protocols, SD and SPI BUS mode.

Host can choose either one of both bus mode, same data can be read or written by both modes.

SD mode allows 4-bits data transfer way, it provides high performance. SPI mode supports 1-bit data transfer and of course the performance is lower compared to SD mode.

5.3. SD Bus Mode Protocol

In default speed, the SD Memory Card bus has a single master (application); multiple slaves (Cards), synchronous star topology (refer to Figure 3-2). In high speed and UHS-I, the SD Memory Card bus has a single master (application) and single slave (card), synchronous point to point topology. Clock, power and ground signals are common to all cards. Command (CMD) and data (DATO-DAT3) signals are dedicated to each card providing continues point to point connection to all the cards.

During initialization process commands are sent to each card individually, allowing the application to detect the cards and assign logical addresses to the physical slots. Data is always sent (received) to (from) each card individually. However, in order to simply the handling of the card stack, after the initialization process, all commands may be sent concurrently to all cards. Addressing information is provided in the command packet.

SD bus allows dynamic configuration of the number of data lines. After power up, by default, the SD Memory Card will use only DATO for data transfer. After initialization the host can change the bus width (number of data active lines). This feature allows easy tradeoff between HW cost and system performance. Note that while DAT1 to DAT3 are not in use, the related Host's DAT lines should be in tri-state (input mode). For SDIO cards DAT1 and DAT2 are used for signaling.




Figure 3-2 SD Memory Card System Bus Topology

The SD bus includes the following signals:

CLK: Host to card clock signal

CMD: Bidirectional Command/Response signal

DATO-DAT3: 4 Bidirectional data signals **VDD, Vss1, Vss2:** Power and ground signals

Table 3-2 SD Mode Command Set

Card	0	1	2	3	4	5	6	7	8	9	10	11
Command Class (CCC)	Basic	Comm and Queue	Block read	Reserv ed	Block Write	Erase	Write Protect -ion	Lock Card	Applica tion Specifi c	I/O mode	Switch	Extensi on
CMD0	+											
CMD2	+											
CMD3	+											
CMD4	+											
CMD5										+		
CMD6											+	
CMD7	+											
CMD8	+											
CMD9	+											
CMD10	+											
CMD11	+											
CMD12	+											
CMD13	+											
CMD15	+											
CMD16			+		+			+				
CMD17			+									
CMD18			+									
CMD19			+									
CMD20			+		+							
CMD21												+
CMD23			+		+							
CMD24					+							
CMD25					+							
CMD27					+							
CMD28							+					
CMD29							+					
CMD30							+					
CMD32						+						
CMD33						+						

Amtron Technology, Inc.

Industrial Grade AG Series SD Card

Card	0	1	2	3	4	5	6	7	8	9	10	11
Command Class (CCC)	Basic	Comm and Queue	Block read	Reserv ed	Block Write	Erase	Write Protect -ion	Lock Card	Applica tion Specifi c	I/O mode	Switch	Extensi on
CMD34											+	
CMD35											+	
CMD36											+	
CMD37											+	
CMD38						+						
CMD40								+				
CMD42								+				
CMD43		+										
CMD44		+										
CMD45		+										
CMD46		+										
CMD47		+										
CMD48												+
CMD49												+
CMD50											+	
CMD52										+		
CMD53										+		
CMD55									+			
CMD56									+			
CMD57											+	
CMD58												+
CMD59												+
ACMD6									+			
ACMD13									+			
ACMD14									+			
ACMD15									+			
ACMD16									+			
ACMD22									+			
ACMD23									+			
ACMD28									+			
ACMD41									+			
ACMD42									+			
ACMD51									+			

Commands	Support Requirements						
CMD0	Mandatory						
CMD2	Mandatory						
CMD3	Mandatory						
CMD4	Mandatory						
CMD5	Optional						
CMD6	Mandatory for cards version 1.10 and after						
CMD7	Mandatory						
CMD8	Mandatory for cards version 2.00 and after						
CMD9	Mandatory						
CMD10	Mandatory						
CNAD11	Mandatory for cards supporting UHS-I.						
CMD11	Optional for cards that do not support UHS-I.						
CMD12	Mandatory						
CMD13	Mandatory						
CMD15	Mandatory						
CMD16	Mandatory						
CMD17	Mandatory						
CMD18	Mandatory						
CMD19	Mandatory for cards supporting UHS-I.						
CIVID19	Optional for cards that do not support UHS-I.						
	Not supported for SDSC cards.						
	Mandatory for SDHC and SDXC cards that support Video Speed Class.						
	Optional for SDHC cards that support:						
CMD20	a.) Speed Class; or						
	b.) UHS Speed Grade,						
	and do not support Video Speed Class						
	Mandatory for SDXC cards that support Speed Class or UHS Speed Grade.						
CMD21	Optional						
	Not supported for SDSC cards.						
CMD23	Mandatory for SDHC and SDXC cards that support UHS104.						
	Optional for SDHC and SDXC cards that do not support UHS104.						
CMD24	Mandatory for writable types of cards						
CMD25	Mandatory for writable types of cards						
CMD27	Mandatory for writable types of cards						
CMD28	Optional						
CMD29	Optional						
Commands	Support Requirements						

Amtron Technology, Inc.

Industrial Grade AG Series SD Card

CMD30	Optional							
CMD32	Mandatory for writable types of cards							
CMD33	Mandatory for writable types of cards							
CMD34 - 37	Optional for cards version 1.10 and after							
CMD30	Mandatory for writable types of cards							
CMD38	Discard and FULE supports optional							
CMD40	Optional							
	Optional for cards version 1.01 and 1.10							
CMD42	Mandatory for cards version 2.00 and after							
	COP support is optional for CMD42							
CMD43 - 47	Mandatory for cards supporting Command Queue							
CMD48	Optional							
CIVID48	Mandatory for cards supporting Performance Enhancement functions (refer to 5.8.2)							
CMD49	Optional							
CIVID49	Mandatory for cards supporting Performance Enhancement functions (refer to 5.8.2)							
CMD50	Optional for cards version 1.10 and after							
CMD52	Optional							
CMD53	Optional							
CMD55	Mandatory							
CMD56	Mandatory							
CMD57	Optional for cards version 1.10 and after							
CMD58	Optional							
CMD59	Optional							
ACMD6	Mandatory							
ACMD13	Mandatory							
ACMD14	Optional							
ACMD15	Optional							
ACMD16	Optional							
ACMD22	Mandatory for writable types of cards							
ACMD23	Mandatory for writable types of cards							
ACMD28	Optional							
ACMD41	Mandatory							
ACMD42	Mandatory							
ACMD51	Mandatory							

5.4. SPI Bus Mode Protocol


While the SD Memory Card channel is based on command and data bit streams that are initiated by a start Copyright © Amtron Technology, Inc.

www.amtron.com

bit and terminated by a stop bit, the SPI channel by byte oriented. Every command or data block is built for 8-bit bytes and is byte aligned with the CS signal (i.e. the length is a multiple of 8 clock cycles). The card starts to count SPI bus clock cycle at the assertion of the CS signal. Every command or data token shall be aligned with 8-clock cycle boundary.

Similar to the SD Memory Card Protocol, the SPI messages consist of command, response and data-block tokens.

The advantage of SPI mode is reducing the host design effort, especially for MMC host side, it just be modified by little change. Note: please use SD card specification to implement SPI mode function, not use MMC specification. For example, SPI mode is initialized by ACMD41, and the registers are different from MMC card, especially CSD register.



(*2) Note: 2.1mm SD Memory Card can be initialized using CMD1 and Thin (1.4mm) SD Memory Card can be initialized using CMD1 only after firstly initialized by using CMD0 and ACMD41. In any of the cases CMD1 is not recommended because it may be difficult for the host to distinguish between MultiMediaCard and SD Memory Card.

If the SD card is initialized by CMD1 and the host treat it as MMC card, not SD card, the Data of the card may be damaged because of wrong interpretation of CSD and CID registers.

Figure 3-3 SD Memory Card State Diagram (SPI mode)

Table 3-3 SPI Mode Command Set

	nmand Class	0	1	2	3	4	5	6	7	8	9	10	11
Supported commands	Class Description	Basic	Reserv ed	Block read	Reser ved	Block Write	Erase	Write Protec tion	Lock Card	Applic ation Specifi c	I/O mode	Switch	Reser ved
CMD0	Mandatory	+											
CMD1	Mandatory	+											
CMD5	Optional										+		
CMD6 ²	Mandatory											+	
CMD8 ³	Mandatory	+											
CMD9	Mandatory	+											
CMD10	Mandatory	+											
CMD12	Mandatory	+											
CMD13	Mandatory	+											
CMD16	Mandatory			+		+			+				
CMD17	Mandatory			+									
CMD18	Mandatory			+									
CMD24	Mandatory ¹					+							
CMD25	Mandatory ¹					+							
CMD27	Mandatory ¹					+							
CMD28	Optional							+					
CMD29	Optional							+					
CMD30	Optional							+					
CMD32	Mandatory ¹						+						
CMD33	Mandatory ¹						+						
CMD34	Optional											+	
CMD35	Optional											+	
CMD36	Optional											+	
CMD37 ²	Optional											+	
CMD38	Mandatory ¹						+						
CMD42 ⁴	(Note 4)								+				
CMD50 ²	Optional											+	
CMD52	Optional										+		
CMD53	Optional										+		
CMD55	Mandatory									+			
CMD56	Mandatory									+			
CMD57 ²	Optional											+	
CMD58	Mandatory	+											
CMD59	Mandatory	+											
	nmand Class CCC)	0	1	2	3	4	5	6	7	8	9	10	11

Amtron Technology, Inc.

Industrial Grade AG Series SD Card

Supported commands	Class Description	Basic	Reserv ed	Block read	Reser ved	Block Write	Erase	Write Protec tion	Lock Card	Applic ation Specifi c	I/O mode	Switch	Extens ion
ACMD13	Mandatory									+			
ACMD22	Mandatory ¹									+			
ACMD23	Mandatory ¹									+			
ACMD41	Mandatory									+			
ACMD42	Mandatory									+			
ACMD51	Mandatory									+			

Note:

- (1) The commands related write and erase are mandatory only for the Writable types of Cards.
- (2) This command was defined in spec version 1.10.
- (3) This command is newly defined in version 2.00.
- (4) This command is optional in version 1.01 and 1.10 and mandatory from version 2.00.
 COP support is optional for CMD42.

5.5. SD/microSD card initialization

Figure 3-4 presents the initialization flow chart for UHS-I hosts and Figure 3-5 shows sequence of commands to perform voltage switch.




Figure 3-4 UHS-I Host Initialization Flow Chart




Figure 3-5 ACMD41 Timing Followed by Voltage Switch Sequence

When signaling level is 3.3V, host repeats to issue ACMD41 with HCS=1 and S18R=1 until the response indicates ready. The argument (HCS and S18R) of the first ACMD41 is effective but the all following ACMD41 should be issued with the same argument.

If Bit31 indicates ready, host needs to check CCS and S18A.

Copyright © Amtron Technology, Inc.

www.amtron.com

The card indicates S18A=0, which means that voltage switch is not allowed and the host needs to use current signaling level.

Current Signaling Level	S18R	S18A	Comment
	0	0	1.8V signaling is not requested
3.3V	1	1 0 The card does not support 18 signaling	
	1	1	Start signal voltage switch sequence
1.8V	Х	0	Already switched to 1.8V

Table 3-4 S18R and S18A Combinations

To change signaling level at the same time between host and card, signal voltage switch sequence is invoked by CMD11 as shown in Figure 3-6. CMD11 is issued only when S18A=1 in the response of ACMD41.




Figure 3-6 Signal Voltage Switch Sequence

Name	Width	Description					
CID	120bi+	Card identification number; card individual number for identification.					
CID	128bit	Mandatory					
RCA 1	16bit	Relative card address; local system address of a card, dynamically suggested					
KCA	1001	by the card and approved by the host during initialization. <i>Mandatory</i>					
DSR	16bit	Driver Stage Register; to configure the card's output drivers. <i>Optional</i>					
CCD	120hi+	Card Specific Data; information about the card operation conditions.					
CSD	128bit	Mandatory					
SCB	64bi+	SD Configuration Register; information about the SD Memory Card's Special					
SCR	64bit	Features capabilities. <i>Mandatory</i>					
OCR	32bit	Operation conditions register.					
CCD	E12bi+	SD Status; information about the card proprietary features.					
SSR 512bit		Mandatory					

Amtron Technology, Inc.

Industrial Grade AG Series SD Card

OCR 32k	32bit	Card Status; information about the card status.
OCK	32010	Mandatory

Note:

(1) RCA register is not used (or available) in SPI mode.

6. SD CARD COMPARISON

Table 6-1 Comparing SDSC, SDHC, and SDXC

	SD6.10 SDSC	SD6.10 SDHC	SD6.10 SDXC	
File System	FAT 12/16	FAT32	exFAT	
Addressing Mode	Byte	Block	Block	
Addressing Mode	(1 byte unit)	(512 byte unit)	(512 byte unit)	
HCS/CCS bits of ACMD41	Support	Support	Support	
CMD8 (SEND_IF_COND)	Support	Support	Support	
CMD16 (SET_BLOCKLEN)	Cupport	Support	Support	
CIVID16 (SET_BLOCKLEIN)	Support	(Only CMD42)	(Only CMD42)	
Partial Read	Support	Not Support	Not Support	
Lock/Unlock Function	Mandatory	Mandatory	Mandatory	
Write Protect Groups	Optional	Not Support	Not Support	
Supply Voltage 2.7v – 3.6v (for operation)	Support	Support	Support	
Total Bus Capacitance for each signal line	40pF	40pF	40pF	
CSD Version (CSD_STRUCTURE Value)	1.0 (0x0)	2.0 (0x1)	2.0 (0x1)	
Speed Class	Optional	Mandatory (Class 2 / 4 / 6 / 10)	Mandatory (Class 2 / 4 / 6 / 10)	

Table 5-2 Comparing UHS Speed Grade Symbols

	U1 (UHS Speed Grade 1)	U3 (UHS Speed Grade 3)
Operable Under	*UHS-I Bus I/F, UHS-II Bus I/F	
SD Memory Card	SDHC UHS-I and UHS-II, SDXC UHS-I and UHS-II	
Mark	IJ	3
Performance	10 MB/s minimum write speed	30 MB/s minimum write speed
Applications	Full higher potential of recording real-time broadcasts and capturing large-size HD videos.	Capable of recording 4K2K video.

^{*}UHS (Ultra High Speed), the fastest performance category available today, defines bus-interface speeds up to 312 Megabytes per second for greater device performance. It is available on SDXC and SDHC memory cards and devices.

7. HOST SYSTEM DESIGN GUIDELINES



7.1. Efficient Data Writing to SD Memory Card


In order to optimize sequential writing performance and WAF (Write Amplification Factor), it is recommended to use allocation unit (AU) writing.

It is recommended that Multiple_Block_Write shall be used as a command for writing data, and the size of data written by each command should be the FAT cluster x n (n: integer)

7.1.1. Write Single Block and Write Multiple Block

Write single block (CMD24) was written by one sector (512Bytes), which is suitable to write small area such like updating file system area (FAT). Besides, Write multiple blocks (CMD25) is a command for writing data to blocks that have sequential address per command, which is suitable to write large area such as user data. Write multiple blocks with a cluster unit (512Byte x 128 Sectors = 64KByte) in the file system is an efficient access to the flash memory, it is obviously to provide higher speed to compared to single write block.

And it could be estimated that SD card internal process would be reduced to save power consumption and flash write amplification factor, that is why the efficient data writing was recommended. To avoid the command issued by 512Bytes with single write block, software processes in the host device become faster. For this operation, check the sectors in the SD card and file system as Figure 7-1



Heading address of user data area shall match with the heading of 64KB boundary of SD logical address.

Figure 7-1 Matching between logical address and file system

Note: Large Cluster unit is better for performance and WAF, for example, 128KB, 256KB or 512KB. Large cluster unit also can save write command numbers and few transfer time.

7.2. Basic Process of Error Handling

7.2.1. Retry Process

Execute the process by sending commands again, especially for signal issue between card and host.

7.2.2. Recovery Process

Confirm card status is in Transfer State, if card status is not in Transfer State, please issue Stop command to recover it and execute or continue flow. If there was UECC during read/write status, we could use recovery process to recover it.

7.2.3. Tuning Write Command Process

In order to adjust Host CMD and CLK timing, the way is issue tuning command to confirm what the device response and data was received by host. Based on the response, host was adjusting the timing step by step and recording the pass range. Through this flow host could adjust the appropriate timing settings to avoid unexpected handshaking issue.

7.2.4. Tuning Read Command Process

In order to adjust Host CLK and DAT timing, the way is issue tuning command to confirm what the device response and data was received by host. Based on the response, host was adjusting the timing step by step and recording the pass range. Through this flow host could adjust the appropriate timing settings to avoid unexpected handshaking issue.

7.2.5. Exception Handling Process

No doubt that sometimes we would face all error handling above could not recover it successfully, and we could react based on the situation.

- If there was error in response, we could re-initialize the card.
- If it was signal issue, we could set up signal status by reading data and tuning command.

7.3. Common Error Handling in SPI and SD mode

7.3.1. Time-out

Run the Retry Process. No response from CMD, it might be signal or status got problem. To avoid the infinite loop, implement a retry counter in the host so that, if the retry counter expires, the exception handling starts in the host.

7.3.2. Error Detect (CMD CRC Error)

Run the Recovery Process. If it got second time failure with CRC, the setting might be too margin to receive response stably. Suggestion is use tuning write command to fix timing and then retry it.

7.3.3. Error Detect (Other Error) in SPI and SD mode

Run the Recovery Process.

7.3.4. Others

Most errors could be recovered by running the Recovery Process, let card come into Transfer State and then executing the flow we planned. If it does not work, please use exception method to come back initial state.

7.4. Data Error Handling in SPI and SD mode

7.4.1. Time-out

Run the Recovery Process. While the state was recovered, run the flow again.

7.4.2. Read CRC16 Error

Run the Recovery Process. If it got second time failure with CRC, the setting might be too margin to receive data stably. Suggestion is use tuning read date to fix timing and then retry it.

7.4.3. Write CRC Status Error

Run the Recovery Process. If it got second time failure with CRC, the setting might be too margin to receive CRC status stably. Suggestion is use tuning read date to fix timing and then retry it.

7.4.4. Others

Most errors could be recovered by running the Recovery Process, let card come into Transfer State and then executing the flow we planned.

7.5. Multiple Block Write (CMD25) Process

- If Response is ADDRESS_OUT_OF_RANGE, please confirm writing address.
- If Response is DEVICE_IS_LOCKED, please stop writing data.
- If Response is COM_CRC_ERROR, run retry or tuning.




Figure 7-2 Multiple Write (CMD25) Error Handling

7.6. Retry Error handling

In order to avoid signal issue caused unexpected response from device, we could use Retry Process to fix it.

- Please make sure card state is in transfer state before issuing following commands.
- To avoid the infinite loop, implement a retry counter in the host.
- If the device could not respond to CMD13 normally, please run exception handling to recover card status.




Figure 7-3 Retry Error Handling Process

7.7. Recovery Error Handling

Sometimes the device failure could not be recovered by Retry Process, it suggests to execute STOP Command (CMD12) to stop whole commands and response and then run following flow.

- Please confirm card status is in Transfer state.
- In order to avoid infinite loops, host has to set up a retry counter number.




Figure 7-4 Recovery Error Handling Process

7.8. Tuning Write Command Error Handling

Reconfirm the card's pass range, to make sure card could receive host commands.

- If there was no any pass window, it might be connection issue or signal issue.
- Pass Range depends on frequency level, higher frequency makes fewer pass range.




Figure 7-5 Tuning Write Command Error Handling Process

7.9. Exception Error Handling

- Error in Card's response or data output time-out, it could re-initialize the card.
- If there was CMD CRC7 issue, it could use tuning write command process to find out appropriate timing.
- If there was DAT CRC16 issue, it could use tuning read command process to find out appropriate timing.




Figure 7-6 Exception Error Handling Process

7.10. Multiple Blocks Read (CMD18) Error Handling Process

- If card responded ADDRESS_OUT_OF_Range, please check writing address.
- If card responded DEVICE_IS_LOCKED, please stop writing data.
- If card responded COM_CRC_ERROR, run Retry or Tuning Process.




Figure 7-7 Multiple Blocks Read (CMD18) Error Handling Process

7.11. Tuning Read Data Error Handling

Reconfirm the card's pass range, to make sure host could receive card's Response and Data.

- If there was no any pass window, it might be connection issue or signal issue.
- Pass Range depends on frequency level, higher frequency makes fewer pass range.




Figure 7-8 Tuning Read Data Error Handling Process

Amtron	Tochno	logy	Inc
AIIIU OII	16CIIIIO	ioqy,	IIIC.

Industrial Grade AG Series SD Card

8. PART NUMBER DECODER

$SDC\text{-}AGX^1X^2X^3X^4X^5X^6X^7$

Item	Series	Capacity	NAND Flash & Temperature Grade	Class	Option
		X ¹ X ² X ³ X ⁴	X ⁵	X ⁶	X ⁷
SDC	AG	016G (16GB) 032G (32GB) 064G (64GB) 128G (128GB) 256G (256GB)	A: 3D TLC Standard (°C to +70°C) J: 3D TLC Extended (-25°C to +85°C) V: 3D pSLC Standard (0°C to +70°C) G: 3D pSLC Extended (-25°C to +85°C) W: 3D pSLC Wide (-40°C to +85°C)	2: Class 2 4: Class 4 6: Class 6 A: Class 10 S: UHS-I Class 1 T: UHS-I Class 3 B: Video Speed 6 (V6) C: Video Speed 10 (V10) D: Video Speed 30 (V30) G: App Class1 (A1) H: App Class2 (A2)	

X⁷ Reserved for specific requirement (Blank) standard